

Appendix 3

MC6847 data sheet

Supplied courtesy of Motorola Semiconductors.

The information here has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein. No licence is conveyed under patent rights in any form. When this document contains information on a new product, specifications herein are subject to change without notice.



MOTOROLA
Semiconductors

Colvilles Road, Kelvin Estate - East Kilbride/Glasgow - SCOTLAND

MC6847
NONINTERLACE
MC6847Y
INTERLACE

Advance Information

VIDEO DISPLAY GENERATOR (VDG)

The Motorola MC6847 Video Display Generator (VDG) provides a means of interfacing the Motorola M6800 microprocessor family (or similar products) to a commercially available color or black and white television receiver. Applications of the VDG include video games, biomedicine displays, education, communications and any place graphics are required.


The VDG reads data from memory and produces a composite video signal which will allow the generation of alphanumeric or graphic displays. The generated composite video may be up modulated to either Channel 3 or 4 by using the compatible MC1372 (TV Chroma and Video modulator). The up modulated signal is suitable for application to the antenna of a color TV. A typical TV game is indicated in Figure 1.

- Generates four different alphanumeric display modes and eight graphic display modes
- Compatible with the M6800 family
- Compatible with the MC1372 modulator
- The alphanumeric modes display 32 characters per line by 16 lines
- An internal multiplexer allows the use of either the internal ROM or an external character generator
- An external character generator can be used to extend the internal character set for "limited graphic" shapes
- A Mask Programmable internal character generator ROM is available on special order (Appendix A)
- One display mode offers 8-color 64 x 32 density graphics in an alphanumeric display mode
- One display mode offers 4-color 64 x 48 density graphics in an alphanumeric display mode
- All alphanumeric modes have a selectable video inverse
- Generates full video signal
- Generates R-Y and B-Y signals for external color modulator
- Full-graphic modes offer 64 x 64, 128 x 64, 128 x 96, 128 x 192, or 256 x 192 densities
- Full-graphic modes allow 2-color or 4-color data structures
- Full-graphic modes use one of two 4-color sets or one of two 2-color sets
- Available in either an interlace mode (NTSC Standard) or a non-interlace mode

MOS

(N-CHANNEL, SILICON-GATE)

VIDEO
DISPLAY
GENERATOR



PIN ASSIGNMENT


1	VSS	DD7	40
2	DD6	CSS	39
3	DD0	HS	38
4	DD1	FS	37
5	DD2	RP	36
6	DD3	Ä/G	35
7	DD4	Ä/S	34
8	DD5	Clk	33
9	CHB	INV	32
10	ØB	INT/EXT	31
11	ØA	GM0	30
12	MS	GM1	29
13	DA5	Y	28
14	DA6	GM2	27
15	DA7	DA4	26
16	DA8	DA3	25
17	VCC	DA2	24
18	DA9	DA1	23
19	DA10	DA0	22
20	DA11	DA12	21

This is advance information and specifications are subject to change without notice.

Reprint

AD: 492 R2

FIGURE 1 - BLOCK DIAGRAM OF USE OF THE VDG IN A TV GAME



Mnemonic	Pin Numbers	Function
V _{CC}	17	+5V
V _{SS}	1	Ground
CLK	33	Color burst clock 3.579545 MHz (input)
DA0-DA12	22, 23, 24, 25, 26 13, 14, 15, 16, 18, 19, 20, 21	Address lines to display memory, high impedance during memory select (MS)
DD0-DD5	3, 4, 5, 6, 7, 8	Data from display memory RAM or ROM
DD6, DD7	2, 40	Data from display memory in graphic mode; data also in alpha external mode; color data in alpha semigraphic 4 or 6
φA, φB, Y	11, 10, 28	Chrominance and luminance analog (R-Y, B-Y, Y) output to RF modulator (MC1372)
CHB	9	Chroma bias; reference φA and φB levels
RP	36	Row preset ~ Output to provide timing for external character generator.
RS	38	Horizontal Sync ~ Output to provide timing for external character generator.
INV	32	Inverts video in all alpha modes
INT/EXT	31	Switches to external ROM in alpha mode and between SEMIG-4 and SEMIG-5 in semographics
Α/S	34	Alpha/Semographics; selects between alpha and semographics in alpha mode
MS	12	Memory select forces VDG address buffers to high-impedance state
Α/G	35	Switches between alpha and graphic modes
FS	37	Field Synchronization goes low at bottom of active display area.
CSS	39	Color set select; selects between two alpha display colors or between two color sets in semographics 6 and full graphics
GMO-GM2	30, 29, 27	Graphic mode select; select one of eight graphic modes.

ELECTRICAL SPECIFICATIONS


ABSOLUTE MAXIMUM RATINGS

Rating	Value
Supply Voltage (V _{CC})	-0.3 to +7.0V
Input Voltage any Pin	-0.3 to +7.0V
Operating Temperature	-55°C to 70°C
Storage Temperature	-65°C to 150°C
Power Dissipation	TBD

FORMAT OF THE TELEVISION SCREEN

BORDER

(Black in all Alpha-Semigraphic Modes. Green or buff (off white) in all Graphic Modes. Controlled by the VDG.)



*One on each non-interlaced line

DC (STATIC) CHARACTERISTICS - (V_{CC} = 5.0V ±5%, V_{SS} = 0.0V, T_A = 0°C to 70°C unless otherwise noted)



Characteristic	Symbol	Min	Typ.	Max.	Unit
Input High Voltage Clk Other Inputs	V _{IH}	V _{SS} + 2.4 V _{SS} + 2.0	—	V _{CC} V _{CC}	Vdc
Input Low Voltage Clk Other Inputs	V _{IL}	V _{SS} - 0.3 V _{SS} - 0.3	—	V _{SS} + 0.4 V _{SS} + 0.8	Vdc
Input Leakage Current CLK, GMO-GM2, INV, INT/EXT, MS, V _{SS} , DDO-DD7, Α/S, Α/G	I _{in}	—	—	2.5	μA/dc
Three-State (Off State) Input Current DA0-DA12	I _{LO}	—	—	10	μA/dc
Output High Voltage (C _{Load} = 30 pF, I _{Load} = -100 μA)	V _{OH}	2.4	—	—	Vdc
Output High Current (Sourcing) (C _{Load} = 55 pF, I _{Load} = -100 μA)	I _{OH}	—	—	—	μA/dc
Output Low Voltage (C _{Load} = 30 pF, I _{Load} = 1.6 mA)	V _{OL}	—	—	V _{SS} + 0.4	Vdc
Output Low Current (Sinking) (V _{OL} = 0.4 Vdc)	I _{OL}	1.6	—	—	mA/dc
Input Capacitance (V _{in} = 0, T _A = 25°C, f = 1.0 MHz)	C _{in}	—	—	7.5	pF
Chrome Bias Voltage (C _{Load} ≈ 20 pF, R _{Load} = 200 k ohm, V _{CC} = 4.75 ~ 5.25 V)	V _R	—	0.3 V _{CC}	—	Vdc

DC (STATIC) CHARACTERISTICS — ($V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = 0.0 \text{ V}$, $T_A = 0^\circ\text{C}$ to 70°C unless otherwise noted)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Chroma ϕA Voltage ($C_{Load} = 20 \text{ pF}$, $R_{Load} = 200 \text{ k ohm}$)	V_{CoA}	—	$V_R + 0.1 \text{ V}_{CC}$	—	Vdc
	V_{HI}	—	V_R	—	
	V_0	—	$V_R - 0.1 \text{ V}_{CC}$	—	
	V_{LO}	—	—	—	
Chroma ϕB Voltage ($C_{Load} = 20 \text{ pF}$, $R_{Load} = 200 \text{ k ohm}$)	V_{CoB}	—	$V_R + 0.1 \text{ V}_{CC}$	—	Vdc
	V_R	—	V_R	—	
	V_{burst}	—	$V_R - 0.05 \text{ V}_{CC}$	—	
	V_{LO}	—	$V_R - 0.1 \text{ V}_{CC}$	—	
Luminance Y Voltage Figure 2 ($C_{Load} = 20 \text{ pF}$, $R_{Load} = 200 \text{ k ohm}$)	V_Y	—	0.2 V_{CC}	—	Vdc
	V_S	—	0.75 V_S	—	
	V_{BLANK}	—	0.7 V_S	—	
	V_{BLACK}	—	—	—	
Voltage White Low (Voltage White Medium) (Voltage White High)	V_{WL}	—	0.62 V_S	—	Vdc
	V_{WM}	—	0.5 V_S	—	
	V_{WH}	—	0.38 V_S	—	

AC (Dynamic) CHARACTERISTICS — $V_{CC} = 5.0 \text{ V} \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Clk Frequency	f	3.579535	3.579545	3.579555	MHz
Clk Duty Cycle	C_{Ldc}	45%	50%	55%	
Chroma Phase Delay (measured with respect to "Y" output)	t_{YA}	—	200	—	ns
	t_{YB}	—	200	—	
Luminance Rise Time	t_{ry}	—	60	—	ns
Luminance Fall Time	t_{fy}	—	50	—	
Chroma Rise and Fall Times	Figure 3D				
(ϕA Rise Time)	t_{CoA}	—	60	—	
(ϕA Fall Time)	t_{CoA}	—	60	—	
(ϕB Rise Time)	t_{CoB}	—	60	—	
(ϕB Fall Time)	t_{CoB}	—	60	—	
Field Sync. (FS) (Pulse Width)	t_{WFS}	—	2.03	—	ms
Row Present (RP) (Pulse Width) (Delay from HS)	t_{WRP}	—	0.98	—	μs
	t_{HSRP}	—	0.98	—	μs
Horizontal Sync (HS)	t_{WHS}	—	4.9	—	μs

FIGURE 2 — VIDEO AND CHROMINANCE RELATIONSHIPS OUTPUT WAVEFORM**FIGURE 3 — TIMING DIAGRAMS**

VDG SIGNAL DESCRIPTION

Address Output Lines (DA0-DA12) — Thirteen address lines are used by the VDG to scan the display memory. The starting address of the display memory is located at the upper left corner of the display screen. As the television sweeps from the left to right and top to bottom, the VDG increments the RAM display address. These lines are TTL compatible and may be forced into a high impedance state whenever the MS pin goes low.

Data Inputs (DD0-DD7) — Eight TTL compatible data lines are used to input data from RAM to be processed by the VDG. The data is interpreted and transformed into luminance Y (Pin 28) and color outputs φA and φB (Pin 11 and Pin 10).

Power Inputs — V_{CC} requires +5 volts. V_{GSS} requires zero volts and is normally ground. The tolerance and current requirements of the VDG are specified in the Electrical Characteristics.

Video Outputs (φA, φB, Y, CHB) — These four analog outputs are used to transfer luminance and color information to a standard NTSC color television receiver, either via the MC1372 RF modulator or directly into Y, φA, φB television video inputs.

LUMINANCE (Y) — This six level analog output contains composite sync., blanking and four levels of video luminance.

φA — This three level analog output is used in combination with φB and Y outputs to specify one of eight colors.

φB — This four level analog output is used in combination with φA and Y outputs to specify one of eight colors. Additionally, one analog level is used to specify the time of the color burst reference signal.

CHROMA BIAS (CHB) — This pin is an analog output and provides a D.C. reference corresponding to the quiescent value of φA and φB. CHB is used to guarantee good thermal tracking and minimize the variation between the parts.

Synchronizing Inputs (MS, CLK)

Three-State Control — (MS) is a TTL compatible input which, when low, forces the VDG address lines into a high impedance state. This may be done to allow other devices (such as an MPU) to address the display memory (RAM).

Clock (CLK) — The VDG clock input (CLK) requires a 3.579545 MHz (standard) TV crystal frequency square wave. The duty cycle of this clock must be between 45

and 55 percent since it controls the width of alternate dots on the television screen. The MC1372 RF modulator may be used to supply the 3.579545 MHz clock and has provisions for a duty cycle adjustment.

Synchronizing Outputs (FS, HS, RP) — Three TTL compatible outputs provide circuits, exterior to the VDG, with timing references to the following internal VDG states:

FIELD SYNC — (FS) — The high to low transition of the FS output coincides with the end of active display area. During this time interval an MPU may have total access to the display RAM without causing undesired flicker on the screen. The Low to High transition of FS coincides with the trailing edge of the vertical synchronization pulse.

HORIZONTAL SYNC — (HS) — The HS pulse is in coincident with the horizontal synchronization pulse furnished to the television receiver by the VDG. The high to low transition of the HS output coincides with the leading edge of the horizontal synchronization pulse.

ROW PRESET — (RP) — If desired, an external character generator ROM may be used with the VDG. However, an external four bit counter must be added to supply row selection. The counter is clocked by the HS signal and cleared by the RP signal.

Mode Control Lines (Input) (A/G, A/S, INT/EXT, GM0, GM1, GM2, CSS, INV) — Eight TTL compatible inputs are used to control the operating mode of the VDG. A/S, INT/EXT, CSS and INV may be changed on a character by character basis. The CSS pin is used to select between two possible alphanumeric colors; when the VDG is in the alphanumeric mode and between two color sets when the VDG is in the semigraphics 6 and full Graphic mode. Table 1 illustrates the various modes that can be obtained using the mode control lines.

DISPLAY MODES

The VDG is capable of generating 12 distinct display modes (refer to Table 1). The color set selection and invert pins will allow variations on certain modes. The VDG will display two alphanumeric modes with two compatible semigraphic modes or display one of eight full graphic modes. A detailed description of the various modes of operation follows. A summary of major modes can be found in Table 2.

ALPHANUMERIC DISPLAY MODES — All alphanumeric modes occupy an 8 x 12 dot character matrix box and there are 32 x 16 character boxes per TV frame. Each horizontal dot (dot-clock) corresponds to one-half the period duration of the 3.58 MHz clock and each vertical dot is one scan line. One of two colors for the lighted dots may be selected by the color set select pin. An internal ROM will generate 64 ASCII display characters in a standard 5 x 7 box. Six bits of the eight-bit data word are used for the ASCII character generator and the two bits not used can be used to implement inverse video or color switching on a character by character basis. A 512 word display memory is required for this class of display.

The ALPHA SEMIgraphics-4 mode translates bits zero through three into a 4 x 6 dot element in the standard 8 x 12 dot box. Three data bits may be used to select one of eight colors for the entire character box. The extra bit is available to implement mode switching on the fly. A 512 word display memory is required. A density of 64 x 32 elements is available in the display area. The element area is four dot-clocks wide by six lines high.

The ALPHA SEMIGraphic-6 mode maps six 4 x 4 dot elements into the standard 8 x 12 dot alphanumeric box, a screen density of 64 x 48 elements is available. Six bits are used to generate this map and two data bits may be used to select one of four colors in the display box. The element area is four dot-clocks wide by four lines high.

FULL GRAPHIC MODE — There are eight full graphic modes available from the VDG. These modes require 1K to 6K bytes of memory. The eight full-graphic modes include an outside color border in one of two colors depending upon the color set select pin (CSS). The CSS pin selects one of two sets of four colors in the four color graphic modes.

The 64 x 64 Color Graphics Mode — The 64 x 64 color graphics mode generates a display matrix of 64 elements wide by 64 elements high. Each element may be one of four colors. A 1K x 8 display memory is required. Each pixel equals four dot-clocks by three scan lines.

The 128 x 64 Graphics Mode — The 128 x 64 graphics mode generates a matrix 128 elements wide by 64 elements high. Each element may be either ON or OFF. However, the entire display may be one of two colors, selected by using the color set select pin. A 1K x 8 display memory is required. Each pixel equals two dot-clocks by three scan lines.

The 128 x 64 Color Graphics Mode — The 128 x 64 color graphics mode generates a display matrix 128 elements wide by 64 elements high. Each element may be one of four colors. A 2K x 8 display memory is required. Each pixel equals two dot-clocks by three scan lines.

The 128 x 96 Graphics Mode — The 128 x 96 graphics mode generates a display matrix 128 elements wide by 96 elements high. Each element may be either ON or OFF. However, the entire display may be one of two colors selected by using the color set select pin. A 2K x 8 display memory is required. Each pixel equals two dot-clocks by two scan lines.

The 128 x 96 Color Graphics Mode — The 128 x 96 color graphics mode generates a display 128 elements wide by 96 elements high. Each element may be one of four colors. A 3K x 8 display memory is required. Each pixel equals two dot-clocks by two scan lines.

The 128 x 192 Graphics Mode — The 128 x 192 graphics mode generates a display matrix 128 elements wide by 192 elements high. Each element may be either ON or OFF, but the ON elements may be one of two colors selected with color set select pin. A 3K x 8 display memory is required. Each pixel equals two dot-clocks by one scan line.

The 128 x 192 Color Graphics Mode — The 128 x 192 color graphics mode generates a display 128 elements wide by 192 elements high. Each element may be one of four colors. A 6K x 8 display memory is required. A detailed description of the VDG modes is given in Table 3. Each pixel equals two dot-clocks by one scan line.

The 256 x 192 Graphics Mode — The 256 x 192 graphics mode generates a display 256 elements wide by 192 elements high. Each element may be either ON or OFF, but the ON element may be one of two colors selected with the color set select pin. A 6K x 8 display memory is required. Each pixel equals one dot-clock by one scan line.

TABLE 1 - TABLE OF MODE CONTROL LINES (INPUTS)

A/G	A/S	INT/EXT	INV	GM2	GM1	GM0	ALPHA/GRAFIC MODE SELECT
0	0	0	0	X	X	X	Internal Alphanumerics
0	0	0	1	X	X	X	Internal Alphanumerics Inverted
0	0	1	0	X	X	X	External Alphanumerics
0	0	1	1	X	X	X	External Alphanumerics Inverted
0	1	0	X	X	X	X	Semigraphics - 4
0	1	1	X	X	X	X	Semigraphics - 6
1	X	X	X	0	0	0	64 x 64 Color Graphics
1	X	X	X	0	0	1	128 x 64 Graphics
1	X	X	X	0	1	0	128 x 64 Color Graphics
1	X	X	X	0	1	1	128 x 96 Graphics
1	X	X	X	1	0	0	128 x 96 Color Graphics
1	X	X	X	1	0	1	128 x 192 Graphics
1	X	X	X	1	1	0	128 x 192 Color Graphics
1	X	X	X	1	1	1	256 x 192 Graphics

TABLE 2 – SUMMARY OF MAJOR MODES

**MAJOR MODE ONE
TABLE OF ALPHA MINOR M**

Title	Memory	Colors	Display Elements
Alphanumeric (Internal)	512 x 8	2	
Alphanumeric (External)	512 x 8	2	
Alpha Semig-4	512 x 8	8	
Alpha Semig-6	512 x 8	4	

MAJOR MODE TWO

Title	Memory	Colors	Comments
64 x 64 Color Graphic	1K x 8	4	Matrix 64 x 64 Elements
128 x 64 Graphics*	1K x 8	2	Matrix 128 elements wide by 64 elements high
128 x 64 Color Graphic	2K x 8	4	
128 x 96 Graphics*	1.5K x 8	2	Matrix 128 elements wide by
128 x 96 Color Graphic	3K x 8	4	96 elements high
128 x 192 Graphics*	3K x 8	2	Matrix 128 elements wide by
128 x 192 Color Graphic	6K x 8	4	192 elements high
256 x 192 Graphics*	6K x 8	2	Matrix 256 elements wide by 192 elements high

*Graphics mode turns on or off each element. The color may be one of two.

TABLE 3 - DETAILED DESCRIPTION OF VOG MODES

TABLE 3 – DETAILED DESCRIPTION OF VDG MODES