

# Microprocessor compatible real time clock ic 146818

Stock number 302-003

The 146818 is a 6800 peripheral CMOS device which combines three unique features: a complete time-of-day clock with alarm, calendar, a programmable periodic interrupt and square-wave generator, and 50 bytes of Low-power static RAM. This device includes 6800 multiplexed bus interface circuit and 8085s multiplexed bus interface as well, so it can be directly connected to 8085 etc.

The Real-Time Clock plus RAM has two distinct uses. First, it is designed as a battery powered CMOS part including all the common battery backed-up functions such as RAM, time, and calendar. Secondly, the 146818 may be used with a CMOS microprocessor to relieve the software of time-keeping work-load and to extend the available RAM of an MPU.


**Absolute maximum ratings** 

Supply voltage V <sub>CC</sub>	0.3 to +7.0V
Input voltage	-0.3 to +7.0V
Operating temperature range	0 to 70°C
Storage temperature range	-55 to +150°C

## **Features**

- Time-of-Day Clock and Calendar
  - Counts Seconds, Minutes, and Hours of the Day
  - Counts Days of Week, Date, Month, and Year
- Binary or BCD Representation of Time, Calendar, and Alarm
- 12- or 24 Hour Clock with AM and PM in 12-Hour Mode
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
- Interfaced with Software as 64 RAM Locations
  - 14 Bytes of Clock and Control Register
  - 50 Bytes of General Purpose RAM

- Three Interrupts are Separately Software Maskable and Testable
  - Time-of-Day Alarm, Once-per-Second to Once-per-Day
  - Periodic Rates from 30.5 μs to 500 ms
  - End-of-Clock Update Cycle
- Programmable Square-Wave Output Signal
- Three Time Base Input Options
  - 4.194304MHz
  - 1.048576MHz
  - 32.768kHz
- Clock Output may be used as Microprocessor Clock Input
  - At Time Base Frequency ÷ 4 or ÷ 1
- Multiplexed Bus Interface Circuit
- Low-Power, High-Speed, High-Density CMOS



TOP VIEW

**Electrical characteristics D.C.** ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ , Ta = 0 to  $+70^{\circ}$ C, unless otherwise noted.)

Parameter		Symbol	<b>Test Condition</b>	min	typ	max	Unit
Supply voltage	V <sub>CC</sub>			4.5	5.0	5.5	V
Input voltage	V <sub>IL</sub>			-0.3	-	0.7	V
mpat voltago	V <sub>IH</sub>			V <sub>CC</sub> -1.0	-	V <sub>CC</sub>	V
Operating temperature	T <sub>opr</sub>			0	25	70	°C
	$AD_0 \sim AD_7$ , $\overline{CE}$ , $AS$ , $R/W$ , $DS$ , $CKFS$ , $PS$			V <sub>CC</sub> -2.0	-	V <sub>cc</sub>	
Input "High" voltage	RES	V <sub>IH</sub>		V <sub>CC</sub> -1.0	_	Vcc	V
	OSC <sub>1</sub>	-581		V <sub>CC</sub> -1.0	-	V <sub>cc</sub>	

		AD₀ ~AD₁, CE, AS, R/W, DS, CKFS, PS			-0.3	_	0.7	
Input "Low" volt	age	RES	VIL		-0.3	=	0.8	V
		OSC <sub>1</sub>	01 187		-0.3	-	0.8	
Input Leakage Cu	ırrent	OSC <sub>1</sub> , CE, AS, R/W, DS, RES, CKFS, PS	I <sub>in</sub>		-	-	2.5	μΑ
Three-state (off s Input Current	tate)	$AD_0 \sim AD_7$	I <sub>TSI</sub>		-	_	10	μΑ
Output Leakage	Current	ĪRQ	I <sub>LOH</sub>		_	_	10	μΑ
		$AD_0 \sim AD_7$			250V BE			
		SQW, CKOUT		$I_{OH} = -1.6 \text{mA}$	4.1	-	-	V
Output "High" V	oltage	$AD_0 \sim AD_7$	V <sub>OH</sub>					· ·
		SOW, CKOUT		$I_{OH}$ < $-10 \mu A$	V <sub>CC</sub> -0.1	- 2	-	
Output "Low" Voltage		$AD_0 \sim AD_7$		$I_{OL} = 1.6 \text{mA}$	tel aplita	th, note t		=
		CKOUT	V <sub>OL</sub>	$I_{OL} = 1.6 \text{mA}$	_	-	0.5	V
		ĪRQ, SQW		$I_{OL} = 1.6 \text{mA}$				
		$AD_0 \sim AD_7$		$V_{IN} = 0V$	_	<u>-</u> 304	12.5	
Input Capacitanc	е	All inputs except AD <sub>0</sub> ~ AD <sub>7</sub>	C <sub>IN</sub>	$Ta = 25^{\circ}C$ $f = 1 \text{ MHz}$	n11 = 11 an	-	12.5	pF
Output Capacitar	nce	SQW, CKOUT, IRQ	C <sub>out</sub>		-	-	12.5	
Supply Current		$f_{OSC} = 4MHz$	Y1	$V_{CC} = 5.0V$	612	517 <u>4</u> 1	10	
(MPU Read/ Write		f <sub>OSC</sub> = 1MHz	5.1	SQW: disable CKOUT = f <sub>OSC</sub>		7	7	
operating)	Crystal Oscilla-	$f_{OSC} = 32kHz$		(No Load)	- n = ' p		5	mA
Supply Current	tion	$f_{OSC} = 4MHz$	I <sub>cc</sub> *	$t_{CVC} = 1 \mu s$ Circuit: Fig. 10		_	5	
(MPU not		f <sub>OSC</sub> = 1MHz		Parameter:	-	-	2	1
operating)		$f_{OSC} = 32 \text{kHz}$		,Table 1	_	300	500	μΑ
Supply Current		$f_{OSC} = 4MHz$		$V_{CC} = 5.0V$	_	_	10	
MPU Read/ Write		f <sub>OSC</sub> = 1MHz		SQW: disable	-	-	7	
Operating)	External	$f_{OSC} = 32kHz$	I <sub>cc</sub> *	CKOUT = f <sub>OSC</sub> (No Load)	-	-	5	- mA
Supply Current	Clock	$f_{OSC} = 4MHz$		OSC <sub>2</sub> : open	_	-	4	
(MPU not		$f_{OSC} = 1 MHz$		$t_{CVC} = 1 \mu s$ Circuit: Fig. 15	-	_	1	
operating)		f <sub>OSC</sub> = 32kHz		3		60	100	μΑ

# Electrical characteristics Low voltage standby operation


Parameter	Symbol	Condition	Min.	Тур.	Max.	Units
Supply voltage	V <sub>CCL</sub>		2.7		4.5	V
Supply current	Іссь	V <sub>CCL</sub> = 3.0V SQW disabled CK OUT = f <sub>OSC</sub> XTAL 4MH <sub>2</sub> XTAL 1MH <sub>2</sub> XTAL 32kH <sub>2</sub> EXTERNAL 4MH <sub>2</sub> EXTERNAL 1MH <sub>2</sub> EXTERNAL 1MH <sub>2</sub> EXTERNAL 32kH <sub>2</sub>		50	600 350 100 500 150 70	μΑ μΑ μΑ μΑ μΑ
Set up time to low voltage operation	t <sub>CE</sub>	li i	0			ns
Set up time to norma voltage operation	t <sub>r</sub>		t <sub>cyc</sub> (953	3)		ns
Fall time of V <sub>CC</sub>	t <sub>pf</sub>		300			μs
Rise time of V <sub>CC</sub>	t <sub>pr</sub>		300			μs
Input high level CE, CKFS		$V_{CC}L = 2.7 \text{ to } 3.5V$	0.7 x	V <sub>cc</sub> L	V <sub>cc</sub> L	V
PS	$V_{ihL}$	$V_{CC}L = 3.5 \text{ to } 4.5V$	2.5		V <sub>CC</sub> L	V
Input high level RES			0.8 x	V <sub>CC</sub> L	V <sub>CC</sub> L	V
Input high level OSC	1		0.8 x	V <sub>CC</sub> L	V <sub>CC</sub> L	V
Input low level CKFS, PS RES OSC1	V <sub>iLL</sub>		-0.3 -0.3 -0.3		0.5 0.5 0.5	V V
Output high level	V <sub>ohL</sub>	$I_{OH} = -800 \mu A/$	-0.8 x	V <sub>cc</sub>		
Output low level	Voll	$I_{OL} = -800\mu$ A/			0.5	V
SQW, CKOUT, IRQ						


# AC CHARACTERISTICS (V<sub>CC</sub> = $5.0V \pm 10\%$ , V<sub>SS</sub> = 0V, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.) Bus Timing


Parameter	Symbol	Min.	Тур.	Max.	Unit
Cycle Time	t <sub>cyc</sub>	953	-	-	ns
Pulse Width, AS/ALE "High"	PW <sub>ASH</sub>	100	-	_	ns
AS Rise Time	t <sub>ASr</sub>	-	-	30	ns
AS Fall Time	t <sub>ASf</sub>	-	-	30	ns
Delay Time DS/E to AS/ALE Rise	t <sub>ASD</sub>	40	-	-	ns
DS Rise Time	t <sub>DSr</sub>	-	-	30	ns
DS Fall Time	t <sub>DSf</sub>	_	-	30	ns
Pulse Width, DS/E Low or RD/WR "High"	PW <sub>DSH</sub>	325	-	-	ns
Pulse Width, DS/E High or RD/WR "Low"	PW <sub>DSL</sub>	300	rio i	-	ns
Delay Time, AS/ALE to DS/E Rise	t <sub>ASDS</sub>	90	-	-	ns
Address Setup Time (R/W)	t <sub>AS1</sub>	15	-	_	ns
Address Setup Time (CE)	T <sub>AS2</sub>	55	-	-	ns
Address Hold Time (R/W, CE)	t <sub>AH</sub>	10	-	-	ns
Muxed Address Valid Time to AS/ ALE Fall	t <sub>ASL</sub>	50	-	-	ns
Muxed Address Hold Time	t <sub>AHL</sub>	20	-	-	ns
Peripheral Data Setup Time	t <sub>DSW</sub>	195	-	-	ns
Write Data Hold Time	T <sub>DHW</sub>	0	-	-	ns
Peripheral Output Data Delay Time from DS/E or RD	t <sub>DDR</sub>	-	-	220	ns
Read Data Hold Time	t <sub>DHR</sub>	10	-	_	ns


# **Control Signal Timing**


Parameter	meter Conditions		Min.	Тур.	Max.	Unit
Oscillator Startup	1 MHz, 4 MHz	t <sub>RC</sub>	-	-	100	ms
occinator otartap	32 kHz	·nc	-		1000	1113
Reset Pulse Width	t <sub>RWL</sub>	5.0	-	_	μs	
Reset Delay Time	t <sub>RLH</sub>	5.0	-	-	μs	
Power Sense Pulse	Width	t <sub>PWI</sub>	5.0	-	-	μs
Power Sense Delay	Time	t <sub>PLH</sub>	5.0	-	-	μs
IRQ Release from D	S	t <sub>IRDS</sub>	-	-	2.0	μs
ĪRQ Release from F	t <sub>IRR</sub>	-		2.0	μs	
VRT Bit Delay	t <sub>VRTD</sub>	_	-	2.0	μs	





















#### **Crystal Oscillation Circuit**

The on-chip oscillator is designed for a parallel resonant crystal at 4.194304 MHz or 1.048576MHz or 32.768kHz frequencies. The crystal connections are shown in Figure 10.



Note for Board Design of the Oscillation Circuit In designing the board, the following notes should be taken when the crystal oscillator is used.

- (1) Crystal oscillator, load capacity C<sub>in</sub>, C<sub>out</sub>, C<sub>L</sub> and R<sub>f</sub>, R<sub>S</sub> must be placed as near to the 146818 as possible.
  - (Normal oscillation may be disturbed when external noise is induced to pin 2 and 3.)
- (2) Pin 3 signal line should be wired apart from pin 4 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when this signal is fed back to OSC<sub>1</sub>.
- (3) A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the right figure to prevent the induction from these lines and perform the correct oscillation. The resistance between  $OSC_1$ ,  $OSC_2$  and other pins should be over  $10M\Omega$ .

Figure 11 Note for Board Design of the Oscillation Circuit




Table 1 Oscillator Circuit Parameters

f <sub>os</sub> Parame	4. 194304 WITZ	1.048576MHz	32.768kHz
R <sub>S</sub>	_	_	150kΩ
$R_f$	150kΩ	150kΩ	5.6MΩ
Cin	22pF	33pF	15pF
Cout	22pF	33pF	33pF
CL	_	_	33pF
CI	80Ω (max)	700Ω (max)	40kΩ (max)


Note:

- 1. R<sub>S</sub>, C<sub>L</sub> are used for 32.768 kHz only.
- Capacitance (C<sub>in</sub>) should be adjusted to accurate frequency. Parameters listed above are applied to the supply current measurement (see table of DC CHARAC-TERISTICS).
- 3. CI: Crystal Impedance.

# Interface Circuit for Processors 6800, 8085 etc.

The 146818 has a new interface circuit which permits the 146818 to be directly interfaced with many type of multiplexed bus microprocessors such as 6800 and 8085 etc.

Figure 12 shows the bus control circuit. This circuit automatically selects the processor type by using AS/ASE to latch the state of DS/RD pin. Since DS is always "Low" and RD is always "High" during AS/ALE, the latch automatically indicates which processor type is connected.



#### Address Map

Figure 13 shows the address map of the 146818. The memory consists of 50 general purpose RAM bytes, 10 RAM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writeable by the processor program except

Registers C and D which are read only. Bit 7 of Register A and the seconds byte are also read only. Bit 7, of the second byte, always reads "0". The contents of the four control and status registers are described in the Register section.

#### **Time, Calendar and Alarm Locations**

The processor program obtains time and calendar information by reading the appropriate locations. The program may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time, calendar, and alarm byte may be either binary or binary-coded decimal (BCD).

Before initializing the internal registers, the SET bit in Register B should be set to a "1" to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.




Table 2 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or 0-to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected the high-order of the hours byte represents PM when it is a "1".

The time, calendar, and alarm bytes are not always accessible by the processor program. Once-persecond the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is 248  $\mu$ s at the 4.194304MHz and 1.048567MHz time bases and 1948  $\mu$ s for the 32.768kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.

The three alarm bytes may be used in two ways. When the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specific time each day if the alarm enable bit is "1". The alternate usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from C0 to FF. That is, the two most-significant bits of each byte, when set to "1", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

Table 2 Time, Calendar, and Alarm Data Modes

Address		Danimal	Rar	nge	Exan	nple*
Address Location	Function	Decimal Range	Binary Data Mode BCD Data Mode Binary Data Mode		•	BCD Data Mode
0	Seconds	0~59	\$00~\$3B	\$00~\$59	15	21
1	Seconds Alarm	0~59	\$00~\$3B	\$00~\$59	15	21
2	Minutes	0~59	\$00~\$3B	\$00~\$59	ЗА	58
3	Minutes Alarm	0~59	\$00~\$3B	\$00~\$59	3A	58
_	Hours (12 Hour Mode)	1~12	\$01 ~ \$0C (AM) and \$81 ~ \$8C (PM)	\$01 ~ \$12 (AM) and \$81 ~ \$92 (PM)	05	05
4	Hours (24 Hour Mode)	0~23	\$00~\$17	\$00~\$23	05	05
_	Hours Alarm (12 Hour Mode)	1~12	\$01 ~ \$0C (AM) and \$81 ~ \$8C (PM)	\$01 ~ \$12 (AM) and \$81 ~ \$92 (PM)	05	05
5	Hours Alarm (24 Hour Mode)	0~23	\$00~\$17	\$00~\$23	05	05
6	Day of the Week Sunday = 1	1~7	\$01~\$07	\$01~\$07	05	05
7	Day of the Month	1~31	\$01~\$1F	\$01~\$31	0F	15
8	Month	1~12	\$01~\$0C	\$01~\$12	02	02
9	Year	0~99	\$00~\$63	\$00~\$99	4F	79

<sup>\*</sup> Example: 5:58:21 Thursday 15th February 1979

#### **Static CMOS RAM**

The 50 general purpose RAM bytes are not dedicated within the 146818. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery back-up, very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS battery-backed storage, and extend the RAM available to the program.

The time/calendar functions may be disabled by holding the dividers, in Register A, in the reset state by setting the SET bit in Register B or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. Bit 7 of Register A, Registers C and D, and the high-order Bit of the seconds byte cannot effectively be used as general purpose RAM.

#### **Interrupts**

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-per-second to one-a-day. The periodic interrupt may be selected for rates from half-a-second to 30.517  $\mu s$ . The update-ended interrupt may be used to indicate to the program that an up-date cycle is completed. Each of these independent interrupt conditions is described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a "1" to an interrupt-enable bit permits that interrupt to be initiated when the event occurs. A "0" in the interrupt-enable bit prohibits the IRQ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the IRQ pin is immediately activated, though the interrupt indicating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs a flag bit is set to "1" in Register C. Each of the three interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.

In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read

However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held until after

the read cycle. One, two, or three flag bits may be found to be set when Register C is read. The program should inspect all utilised flag bits every time Register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag is set and the corresponding interrupt-enable bit is also set, the  $\overline{IRQ}$  pin is asserted "Low".  $\overline{IRQ}$  is asserted as long as at least one of the three interrupt sources has its flag and enable bits both set. The IRQF bit in Register C is a "1" whenever the  $\overline{IRQ}$  pin is being driven "Low".

The processor program can determine that the RTC initiated the interrupt by reading Register C. A "1" in bit 7 (IRQF bit) indicates that one of more interrupts have been initiated by the part. The act of reading Register C clears all the then-active flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt-mask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

#### **DIVIDER STAGES**

The 146818 has 22 binary-divider stages following the time base as shown in Figure 9. The output of the dividers is a 1Hz signal to the update-cycle logic. The dividers are controlled by three divider bits (DV2, DV1, and DV0) in Register A.

#### **Divider Control**

The divider-control bits have three uses, as shown in Table 3. Three usable operating time bases may be selected (4.194304MHz, 1.048576MHz, or 32.768kHz). The divider chain may be held reset, which allows precision setting of the time. When the divider is changed from reset to an operating time base, the first update cycle is one second later. The divider-control bits are also used to facilitate testing the 146818.

Table 3 Divider Configurations

Time Base Frequency		ivider Bi Register		Operation Mode	Divider Reset	Bypass First N-Divider Bits	
1.040007	DV2	DV1	DV0	1	1.0501	1 11 511 100 1 5115	
4.194304MHz	0	0	0	Yes	-	N = 0	
1.048576MHz	0	0	1	Yes	-	N = 2	
32.768kHz	0	1	0	Yes		N = 7	
Any	1	1	0	No	Yes	_	
Any	1	1	1	No	Yes	-	

Note: Other combinations of divider bits are used for test purposes only.

# **Square-Wave Output Selection**

Fifteen of the 22 divider taps are made available to a 1-of-15 selector as shown in Figure 9. The first purpose of selecting a divider tap is to generate a square-wave output signal in the SQW pin. Four bits in Register A establish the square-wave frequency as listed in Table 4. The SQW frequency selection shares the 1-of-15 selector with periodic interrupts.

Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave enable (SQWE) bit in Register B. Altering the divider, square-wave output selection bits, or the SQW output-enable bit may generate an asymetrical waveform at the time

of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

Periodic Interrupt Selection

The periodic interrupt allows the  $\overline{\text{IRQ}}$  pin to be triggered from once every 500ms to once every 30.517  $\mu$ s. The periodic interrupt is separate from the alarm interrupt which may be output from once-per-second to once-per-day.

Table 4 shows that the periodic interrupt rate is

selected with the same Register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit. Similarly the periodic interrupt is enabled by the PIE bit in Register B.

Periodic interrupt is usable by practically all realtime systems. It can be used to scan for all forms of input from contact closures to serial receive bits. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.

Table 4 Periodic Interrupt Rate and Square Wave Output Frequency

		Select		4.194304 or 1 Time	.048576MHz Base	32.76 Time	
RS3	Control F	RS1	RS0	Periodic Interrupt Rate	SQW Output Frequency	Periodic Interrupt Rate	SQW Output Frequency
1100	1102	1101	1130	t <sub>Pl</sub>	Ι	t <sub>Pl</sub>	
0	0	0	0	None	None	None	None
0	0	0	1	30.517μs	32.768kHz	3.90625ms	256Hz
0	0	1	0	61.035µs	16.384kHz	7.8125ms	128Hz
0	0	1	1	122.070μs	8.192kHz	122.070μs	8.192kHz
0	1	0	0	244.141μs	4.096kHz	244.141μs	4.096kHz
0	1	0	1	488.281μs	2.048kHz	488.281 μs	2.048kHz
0	1	1	0	976.562μs	1.024kHz	976.562μs	1.024kHz
0	1	1	1	1.953125ms	512Hz	1.953125ms	512Hz
1	0	0	0	3.90625ms	256Hz	3.90625ms	256Hz
1	0	0	1	7.8125ms	128Hz	7.8125ms	128Hz
1	0	1	0	15.625ms	64 Hz	15.625ms	64Hz
1	0	1	1	31.25ms	32Hz	31.25ms	32Hz
1	1	0	0	62.5ms	16Hz	62.5ms	16Hz
1	1	0	1	62.5ms	8Hz	125ms	8Hz
1	1	1	0	250ms	4Hz	250ms	4Hz
1	1	1	1	500ms	2Hz	500ms	2Hz

**Update Cycle** 

The 146818 executes an update cycle once-persecond, assuming one of the proper time bases is in place, the divider is not clear, and the SET bit in Register B is clear. The SET bit in the "1" state permits the program to initialize the time and calender bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the seconds byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11XXXXXX) is present in all three positions.

With a 4.194304MHz or 1.048576MHz time base the update cycle takes 248  $\mu s$  while a 32.768kHz time base update cycle takes 1984  $\mu s$ . During the update cycle, the time, calendar, and alarm bytes are not accessible by the processor program. The 146818 protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off

the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete the output will be undefined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date information finds data unavailable statistically once every 4032 attempts. Three methods of accommodating non-availability during update are usable by the program. In discussing the three methods it is assumed that at random points user programs are able to call a sub-routine to obtain the time of day.

The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999ms are available to read valid time and data information. During this time a display could be updated or the information could be transferred to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.

The second method uses the update-in-progress bit (UIP) in Register A to determine if the update

cycle is in progress or not. The UIP bit will pulse once-per-second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes "1", the update cycle begins 244  $\mu$ s later. Therefore, if a "0" is read on the UIP bit, the user has at least 244  $\mu$ s before the time/calendar data will be changed. If a "1" is read in the UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the time needed to read valid time/calendar data to exceed 244  $\mu$ s.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register A is set "1" between the setting of the PF bit in Register C (see Figure 14) Periodic interrupts that occur at a rate of greater than  $t_{BUC} + t_{UC}$  allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within  $(t_{Pl} \div 2) + t_{BUC}$  to insure that data is not read during the update cycle.


#### **Power-down Considerations**

In most systems, the 146818 must continue to keep time when system power is removed. In such systems, a conversion from system power to an alternate power supply, usually a battery, must be made. During the transition from system to battery power, the designer of a battery backed-up RTC system must protect data integrity, minimise power consumption, and ensure hardware reliability.

The chip enable  $\overline{(CE)}$  pin controls all bus inputs (R/W, DS, AS, AD<sub>0</sub>~AD<sub>7</sub>).  $\overline{CE}$ , when negated, disallows any unintended modification of the RTC data by the bus.  $\overline{CE}$  also reduces power consumption by reducing the number of transitions seen internally.

Power consumption may be further reduced by removing resistive and capacitive loads from the clock out (CKOUT) pin and the square-wave (SQW) pin.

During and after the power source conversion, the  $V_{\text{IN}}$  maximum specification must never be exceeded. Failure to meet the  $V_{\text{IN}}$  maximum specification can cause a virtual SCR to appear which may result in excessive current drain and destruction of the part.



#### SIGNAL DESCRIPTIONS

The block diagram in Figure 9, shows the pin connection with the major internal functions of the 146818 Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

# $V_{cc}, V_{ss}$


DC power is provided to the part on these two pins,  $V_{\text{CC}}$  being the most positive voltage. The minimum

and maximum voltages are listed in the Electrical Characteristics tables.

# OSC<sub>1</sub>, OSC<sub>2</sub> - Time Base (Inputs)

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at 4.194304MHz, 1.048576MHz, or 32.768kHz maybe connected to OSC<sub>1</sub> as shown in Figure 15. The time-base frequency to be used is chosen in Register A.

The on-chip oscillator is designed for a parallel resonant crystal at 4.194304MHz, 1.048576MHz or 32.768kHz frequencies. The crystal connections are shown in Figure 10.



#### CKOUT - Clock Out (Output)

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 5.

# CKFS - Clock Out Frequency Select (Input)

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. CKFS tied to  $V_{CC}$  causes CKOUT to be the same frequency as the time base at the OSC<sub>1</sub> pin. When CKFS is at  $V_{SS}$ , CKOUT is the OSC<sub>1</sub> time-base frequency divided by four. Table 5 summarizes the effect of CKFS.

Table 5 Clock Output Frequencies

Time Base (OSC <sub>1</sub> ) Frequency	Clock Frequency Select Pin (CKFS)	Clock Frequency Output Pin (CKOUT)
4.194304MHz	"High"	4.194304MHz
4.194304MHz	"Low"	1.048576MHz
1.048576MHz	"High"	1.048576MHz
1.048576MHz	"Low"	262.144kHz
32.768kHz	"High"	32.768kHz
32.768kHz	"Low"	8.192kHz

#### SQW - Square-Wave (Output)

The SQW pin can output a signal from one of 15 of the 22 internal-divider stages. The frequency and output enable of the SQW may be altered by programming Register A, as shown in Table 4. The SQW signal may be turned on and off using a bit in Register B.

# $AD_0 \sim AD_7$ – Multiplexed Bidirectional Address/ Data Bus

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the 146818 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the 146818 latches the address from  $AD_0$  to  $AD_5$ . Valid write data must be presented and held stable during the latter portion of the DS or WR pulses. In a read cycle, the 146818 outputs 8 bits of data during the latter portion of the DS or  $\overline{RD}$  pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in the 6800 case or  $\overline{RD}$  rises in the other case.

#### AS - Multiplexed Address Strobe (Input)

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the 146818. The bus control circuit in the 146818 also latches the state of the DS pin with the falling edge of AS or ALE.

#### DS - Data Strobe or Read (Input)

The DS pin has two interpretations via the bus control circuit. When emanating from 6800 family type processor, DS is a positive pulse during the latter portion of the bus cycle, and is called DS (data strobe), E (enable), and  $\emptyset_2$  ( $\emptyset_2$  clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus RAM to latch the written data.

The second interpretation of DS is that of RD, MEMR, or I/OR emanating from the 8085 type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. The interpretation of DS is also the same as an output-enable signal on a typical memory.

The bus control circuit, within the 146818, latches the state of the DS pin on the falling edge of AS/ALE. In 6800 mode, DS must be "Low" during AS/ALE, which is the case with 6800 family multiplexed bus processors. To insure the 8085 mode of this circuit the DS pin must remain "High" during the time AS/ALE is "High".

# R/W - Read/Write (Input)

The bus control circuit treats the R/W pin in one of two ways. When a 6800 family type processor is connected, R/W is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with "High" level on R/W while DS is "High", whereas a write cycle is a "Low" on R/W during DS.

The second interpretation of R/W is as a negative write pulse, WR, MEMW, and I/OW from 8085 type processors. This circuit in this mode gives R/W pin the same meaning as the write (W) pulse on many generic RAMs.

# CE - Chip Enable (Input)

The chip-enable (CE) signal must be asserted ("Low") for a bus cycle in which the 146818 is to be accessed. CE is not latched and must be stable during DS and AS (in the 6800 case) and during RD and WR (in the 8085 Case). Bus cycles which take

place without asserting  $\overline{CE}$  cause no actions to take place within the 146818. When  $\overline{CE}$  is "High", the multiplexed bus output is in a high-impedance state.

When CE is "High", all address, data, DS, and R/W inputs from the processor are disconnected within the 146818.

This permits the 146818 to be isolated from a powered-down processor. When  $\overline{\text{CE}}$  is held "High", an unpowered device cannot receive power through the input pins from the real-time clock power source. Battery power consumption can thus be reduced by using a pull-up resistor or active clamp on  $\overline{\text{CE}}$  when the main power is off.

# **IRQ** – Interrupt Request (Output)

The IRQ pin is an active "Low" output of the 146818 that may be used as an interrupt input to a processor. The IRQ output remains "Low" as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the IRQ pin, the processor program normally reads Register C. The RES pin also clears pending interrupts.

When no interrupt conditions are present, the IRQ level is in the high-impedance state. Multiple interrupting devices may thus be connected to an IRQ bus with one pull-up at the processor.

#### **RES** – Reset (Input)

The RES pin does not affect the clock, calendar, or RAM functions. On powerup, the RES pin must be held "Low" for the specified time, t<sub>RLH</sub>, in order to allow the power supply to stabilize. Figure 16 shows a typical representation of the RES pin circuit.


When RES is "Low" the following occurs:

- a. Periodic Interrupt Enable (PIE) bit is cleared to
- Alarm Interrupt Enable (AIE) bit is cleared to "0".
- c. Update ended interrupt Enable (UIE) bit is cleared to "0".
- d. Update ended Interrupt Flag (UF) bit is cleared to "0".
- e. Interrupt Request status Flag (IRQF) bit is cleared to "0".
- f. Periodic Interrupt Flag (PF) bit is cleared to "0".
- g. Alarm Interrupt Flag (AF) bit is cleared to "0".
- h. IRO pin is in high-impedance state, and
- Square-Wave output Enable (SQWE) bit is cleared to "0".

# ● PS – Power Sense (Input)

The power-sense pin is used in the control of the valid RAM and time (VRT) bit in Register C. When the PS pin is "Low" the VRT bit is cleared to "0".

During powerup, the PS pin must be externally held "Low" for the specified time, t<sub>PLH</sub>. As power is applied the VRT bit remains "Low" indicating that the contents of the RAM, time registers, and calendar are not guaranteed. When normal operation commences PS should be permitted to go "High". Figure 17 shows a typical circuit connection for the power-sense pin.



#### REGISTERS

The 146818 has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.

# Register A (\$0A)

MSB LSB

b	7	b6	b5	b4	b3	b2	b1	b0
U	IP	DV2	DV1	DV0	RS3	RS2	RS1	RS0

Read/Write Register except UIP

UIP – The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a "1" the update cycle is in progress or will soon begin. When UIP is a "0" the update cycle is not in progress and will not be for at least 244  $\mu s$  (for all time bases). This is detailed in Table 6. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero – it is not in transition. The UIP bit is a read-only bit, and is not affected by Reset. Writing the SET bit in Register B to a "1" inhibit any update cycle and then clear the UIP status bit.

Table 6 Update Cycle Times

Time Base (OSC <sub>1</sub> )	Update Cycle Time (t <sub>UC</sub> )	Minimum Time Before Update Cycle (t <sub>BUC</sub> )		
4.194304MHz	248µs	_		
1.048576MHz	248µs	_		
32.768kHz	1984 µs	_		
4.194304MHz		244µs		
1.048576MHz	_	$244\mu s$		
32.768kHz	-	$244\mu s$		
	(OSC <sub>1</sub> ) 4.194304MHz 1.048576MHz 32.768kHz 4.194304MHz 1.048576MHz	4.194304MHz 248μs 1.048576MHz 248μs 32.768kHz 1984μs 4.194304MHz – 1.048576MHz –		

DV2, DV1, DV0 – Three bits are used to permit the program to select various conditions of the 22-stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 3 shows that time bases of 4.194304MHz, 1.048576MHz, and 32.768kHz may be used. The divider selection bits are also used to reset the divider chain. When the time-calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed the first update cycle begins one second later. These three read/write bits are never modified by the RTC and are not affected by RES.

RS3, RS2, RS1, RS0 – The four rate selection bits select one of 15 taps on the 22-stage divider, or disable the divider output. The tap selected may be used to generate an output square-wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the PIE bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 4 lists the periodic interrupt rates and the square-wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by RES and are never changed by the RTC.

#### Register B (\$0B)

MSB								
b7	b6	b5	b4	b3	b2	b1	b0	F
SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE	

Read/Write Register

Note: DSE (Daylight Save Enable) is not available on RS146818

SET – When the SET bit is a "0", the update cycle functions normally by advancing the counts onceper-second. When the SET bit is written to a "1", any update cycle in progress is aborted and the program may initialize the time and calendar bytes without an update occurring in the midst of initializing. SET is a read/write bit which is not modified by RES or internal functions of the 146818.

PIE – The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit to cause the  $\overline{\text{IRQ}}$  pin to be driven "Low". A program writes a "1" to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Control Register A. A "0" in PIE blocks  $\overline{\text{IRQ}}$  from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still at the periodic rate. PIE is not modified by any internal 146818 functions, but is cleared to "0" by a  $\overline{\text{RES}}$ .

AIE – The alarm interrupt enable (AIE) bit is a read/write bit which when set to a "1" permits the alarm flag (AF) to assert IRQ. An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes (including a "don't care" alarm code of binary 11XXXXXX). When the AIE bit is a "0", the AF bit does not initiate an IRQ signal. The RES pin clears AIE to "0". The internal functions do not affect the AIE bit.

**UIE** – The UIE (update-ended interrupt enable) bit is a read/write bit which enables the update-end flag (UF) bit to assert IRQ. The RES pin going "Low" or the SET bit going "1" clears the UIE bit.


**SQWE** – When the square-wave enable (SQWE) bit is set to a "1" by the program, a square-wave signal at the frequency specified in the rate selection bits (RS3 to RS0) appears on the SQW pin. When the SQWE bit is set to a "0" the SQW pin is held "Low". The state of SQWE is cleared by the RES pin. SQWE is a read/write bit.

**DM** – The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or RES. A "1" in DM signifies binary data, while a "0" in DM specified binary-coded-decimal (BCD) data.

24/12 – The 24/12 control bit establishes the format of the hours bytes as either the 24-hour mode (a "1") or the 12-hour mode (a "0"). This is a read/write bit, which is affected only by the software.

#### Register C (\$0C)

MSB							LSB	
b7	b6	b5	b4	b3	b2	b1	b0	Read-Only
IRQF	PF	AF	UF	0	0	0	0	Registe



**IRQF** – The interrupt request flag (IRQF) is set to a "1" when one or more of the following is true:

PF = PIE = "1"

AF = AIE = "1"

UF = UIE = "1"

i.e.,  $IRQF = PF \cdot PIE + AF \cdot AIE + UF \cdot UIE$ 

Any time the IRQF bit is a "1", the  $\overline{\text{IRQ}}$  pin is driven "Low". All flag bits are cleared after Register C is read by the program or when the  $\overline{\text{RES}}$  pin is low. A program write to Register C does not modify any of the flag bits.

**PF** – The periodic interrupt flag (PF) is a read-only bit which is set to a "1" when a paticular edge is detected on the selected tap of the divider chain. The RS3 to RS0 bits establish the periodic rate. PF is set to a "1" independent of the state of the PIE bit. PF being a "1" initiates an IRQ signal and the IRQF bit when PIE is also a "1". The PF bit is cleared by a RES or a software read of Register C.

AF – A "1" in the AF (alarm interrupt flag) bit indicates that the current time has matched the alarm time. A "1" in the AF causes the IRQ pin to go "Low", and a "1" to appear in the IRQF bit, when the AIE bit also is a "1". A RES or a read of Register C clears AF.

**UF** – The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a "1", the "1" in UF causes the IRQF bit to be a "1", asserting IRQ. UF is cleared by a Register C read or a RES.

**b3 to b0** – The unused bits of Status Register C are read as "0s". They can not be written.

# Register D (\$0D)

MSR

IVIOD							LOD
b7	b6	b5	b4	b3	b2	b1	b0
VRT	0	0	0	0	0	0	0

Read Only Register

ICR

VRT – The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A "0" appears in the VRT bit when the power-sense pin is "Low". The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read/only bit which is not modified by the RES pin. The VRT bit can only be set by reading the Register D.

**b6 to b0** – The remaining bits of Register D are unused. They cannot be written, but are always read as "0s".

, **/5** 

Telephone: 0536 201234 ©RS Components Ltd. 1984